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A low-energy ~550 eV! argon-ion beam was used to directly bombard the backsurface of
polysilicon-gate metal-oxide-semiconductor ~MOS! capacitors after the completion of all
conventional processing steps. The interface characteristics of the MOS capacitors were
investigated. The results show that, as the bombardment dose increases, the active dopant
concentration near the oxide-semiconductor interface gets higher; maximum midgap energy
increases; and interface-state density becomes lower. This simple technique is compatible with
existing integrated-circuit processing, and can easily improve the interface characteristics, and
therefore the electrical characteristics of MOS devices. © 1996 American Institute of Physics.
@S0003-6951~96!00219-7#The recent and future trends in very-large-scale integra-
tion ~VLSI! and ultra-large-scale integration ~ULSI! are
characterized by an ever-increasing exposure of devices to
ion and other high-energy particle beams1 because ion im-
plantation, ion-assisted etching, and deposition are presently
essential processing steps. Emerging applications include
ion-beam lithography and ion-beam annealing. It has become
apparent that these processes introduce lattice-damage
layer1–3 and/or electronic trapping centers at SiO2–Si inter-
face ~including positive charge, neutral electron traps, and
interface states!.4–8 It is well known that the performance
and reliability of MOS devices are very sensitive to ion-
beam damage, especially in the SiO2 layer and the
SiO2–Si interface.9 Studies of ion beam in the past focused
on how it affects the electronic properties of the SiO2 layer,
SiO2–Si interface, and/or Si surface. This letter, however,
investigates the effects of intentional ion-beam bombardment
at the back of the devices on these properties.
MOS capacitors ~1003100 mm2) used in this work were
fabricated next to n-channel MOS field-effect transistors on
8–10 V cm p-type ~100!-oriented silicon wafers by a con-
ventional four-mask polycrystalline-silicon gate self-aligned
MOS process. A 200-Å gate oxide was thermally grown by
argon-diluted dry oxidation at 950 °C. A channel implanta-
tion with a boron dose of 231012 cm22 at 25 keV was
performed. A low-pressure chemical-vapor-deposition
~LPCVD! polycrystalline-silicon gate of 400 nm was depos-
ited and doped with phosphorus. The drain and source re-
gions of the transistors were formed by self-aligned arsenic
implant and anneal. After completing all these normal pro-
cessing steps, the wafers were put into a vacuum chamber
and a low-energy ~550 eV! Ar1 beam with 0.5 mA/cm2 in-
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the wafers at room temperature under a vacuum of 3.2 mPa.
Four different bombardment durations 0, 15, 30, and 45 min,
were performed. The corresponding bombardment doses are
0, 2.831018, 5.631018, and 8.431018 cm22, and the
samples are denoted as OX0, OX15, OX30, and OX45, re-
spectively. Subsequently, a layer of aluminum was evapo-
rated on the back of the wafer and the devices were then
annealed in nitrogen at 450 °C for 20 min.
Bias-temperature C–V measurements were also per-
formed on the capacitors to estimate the mobile-ion level in
the gate oxide. After biasing at 4 MV/cm for 15 min at
150 °C, mobile-ion contamination was found to be negligible
for the gate oxide. Interface characteristics were determined
by high-frequency and quasistatic C–V measurements on
the MOS capacitors. All the measurements were carried out
in a light proof and electrically shielded probe station.
Figure 1 shows a typical set of high-frequency and qua-
sistatic C–V curves measured at room temperature for the
MOS capacitors before and after backsurface Ar1 beam
bombardment. As can be seen from this figure, a displace-
ment of the C–V curve occurs after the bombardment. This
shift can be translated to a decrease in the fixed oxide charge
density of the MOS capacitors from 5.131010 cm22 ~OX0!
to 2.431010 cm22 ~OX45! as the bombardment proceeds.
The changes of the C–V curve and the parameters for
the MOS capacitors have to be related to the change of
SiO2–Si interface characteristics because there is no change
in the structure of the MOS capacitors. In order to look into
the causes of the change of the SiO2–Si interface character-
istics, the channel dopant profile near the interface was mea-
sured and is given in Fig. 2. Two features in Fig. 2 are worth
noting. First, the active dopant concentration close to the
silicon surface increases by a factor of about 5 after the back-26872687/3/$10.00 © 1996 American Institute of Physics
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surface ion bombardment. Second, the channel implant ex-
tends slightly deeper into the wafer after the bombardment.
For an implant energy of 25 keV and a dose of 2
31012 cm22 as in our experiments, the projected range Rp
of boron ion is 0.084 mm and the standard deviation DRp is
0.032 mm.10 The corresponding average concentration is
about 2.531017 cm23. As can be seen from Fig. 2, the av-
erage concentration measured from the C–V curve is 1.5
31017 cm23 and the depth of the channel implant is 0.082
mm for the sample OX0. It is obvious that the profiles of the
channel implant obtained from calculation and measurement
are in good agreement. The increase in dopant concentration
near the silicon surface could be due to two factors. First, the
backsurface ion bombardment could relieve the stress at the
interface, thus activating more dopants. Second, the bom-
bardment could also produce a heating or annealing effect on
the channel implant. This annealing may be further sup-
ported by the fact that the channel implant is slightly deep-
ened after the bombardment.
Figure 3 shows the midgap energy EMG versus gate volt-
age VG of the MOS capacitors before and after the backsur-
face ion bombardment. The maximum and minimum of the
FIG. 2. The active dopant profile near the surface of oxidized silicon: ~OX0!
before Ar1 beam bombardment for 45 min; ~OX45! after Ar1 beam bom-
bardment for 45 min.
FIG. 1. High-frequency ~HF! and quasistatic ~QS! C–V curves of MOS
capacitors with Ar1-bombardment times of 0 and 45 min.2688 Appl. Phys. Lett., Vol. 68, No. 19, 6 May 1996
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ues, with their separation increased by about 40% for the
sample OX45. The increase of the maximum midgap energy
indicates that the Fermi level EF of the wafer increases due
to the increase of active dopant concentration near the silicon
surface as shown in Fig. 2.9,11
The interface-state Dit of the MOS capacitors before and
after the backsurface ion bombardment is given in Fig. 4. It
is quite evident that, with an increase of bombardment dose
~time!, the interface-state density decreases on one hand
while the maximum midgap energy increases on the other
hand. One possible explanation is that the bombardment
could create a lattice-damaged layer at the back of the wafer
which then induces some stress at the surface of the wafer,
partially compensating the original interface stress created by
processing steps. This reduced stress could be translated to
higher mobility for the charge carriers in MOS transistors.12
In summary, backsurface Ar1 bombardment can change
the interface characteristics of the MOS capacitor. As bom-
bardment dose increases, surface dopant concentration of
silicon wafer increases, maximum midgap energy gets larger,
FIG. 3. The midgap energy EMG vs gate voltage VG of MOS capacitors
after back-surface Ar1 bombardment for different times: ~OX0! 0 min;
~OX15! 15 min; ~OX30! 30 min; ~OX45! 45 min.
FIG. 4. The interface-state density Dit of MOS capacitors after back-surface
Ar1 bombardment for different times: ~OX0! 0 min; ~OX15! 15 min;
~OX30! 30 min; ~OX45! 45 min. E–Ei is electron energy relative to the
middle of the band gap of silicon.Huang et al.
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and interface-state density decreases. This simple technique
which is compatible with existing integrated-circuit process-
ing, can readily improve the performance of MOS devices.12
It is hoped that by varying the energy, dose, or type of ions,
even better results could be obtained.
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